ISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23 . 4 23 . 4 A Filtering Technique to Lower Oscillator Phase Noise

نویسندگان

  • Emad Hegazi
  • Henrik Sjöland
  • Asad Abidi
چکیده

Wireless applications are pushing the required phase noise in integrated oscillators to ever lower levels. Integrated oscillator circuits published so far use tuning inductors that are either fully integrated, partly integrated, or discrete, with quality factors spanning a large range. However, lacking a clear understanding of the physical processes of phase noise, it is difficult to compare the relative merits of these VCOs in a normalized sense. An LC oscillator consists of a lossy resonator, and an active circuit across it to overcome this loss (Figure 23.4.1). In steady-state, the active circuit presents a large-signal negative resistance equal to the equivalent parallel loss resistance R across the resonator. The phase noise sidebands around the oscillation frequency are given by:

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Filtering Technique to Lower LC Oscillator Phase Noise

Based on a physical understanding of phase-noise mechanisms, a passive LC filter is found to lower the phase-noise factor in a differential oscillator to its fundamental minimum. Three fully integrated LC voltage-controlled oscillators (VCOs) serve as a proof of concept. Two 1.1-GHz VCOs achieve 153 dBc/Hz at 3 MHz offset, biased at 3.7 mA from 2.5 V. A 2.1-GHz VCO achieves 148 dBc/Hz at 15 MHz...

متن کامل

25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture

This paper presents an all-digital phase-locked loop (PLL) using a voltage-domain digitization realized by an analog-to-digital converter (ADC). It consists of an 18b Class-C digitally-controlled oscillator (DCO), 4b comparator, digital loop filter (DLF), and frequency-locked loop (FLL). Implemented in 65nm CMOS technology, the proposed PLL reaches an in-band phase noise of -112dBc/Hz and an RM...

متن کامل

A Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation

A 3.6-GHz digital fractional-N frequency synthesizer achieving low noise and 500-kHz bandwidth is presented. This architecture uses a gated-ring-oscillator time-to-digital converter (TDC) with 6-ps raw resolution and first-order shaping of its quantization noise along with digital quantization noise cancellation to achieve integrated phase noise of less than 300 fs (1 kHz to 40 MHz). The synthe...

متن کامل

A Phase Noise Reduction Technique in LC Cross-coupled Oscillators with Adjusting Transistors Operating Regions

In this paper, an intuitive analysis of a phase noise reduction technique is done, and then a modified structure is proposed to achieve higher phase noise reduction than the original one. This method reduces the impact of noise sources on the phase noise by decreasing closed-loop gain in zero-crossings points and moving this high closed-loop gain to the non-zero-crossings points. This reduction...

متن کامل

ISSCC 2004 / SESSION 21 / 21 . 1 21 . 1 Circular - Geometry Oscillators

Demand for faster data rates in wireline and wireless markets has resulted in tighter jitter and phase noise requirements for oscillators. Although active device noise (and not the resonator noise) dominates the phase noise of most CMOS oscillators [1], in a properly designed oscillator, the quality factor, Q, of the resonant tank indirectly plays a central role in the phase noise. The best pha...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009